Abstract-We have fabricated very-high-aspect-ratio (VHAR)silicon
I. INTRODUCTION

M
ICROSTRUCTURES of high aspect ratio (HAR) are important for microelectromechanical systems (MEMS) because they are critical for many important applications [1] - [8] . Since the late 1990s, the workhorse for HAR fabrication has been the deep reactive-ion etching (RIE) (DRIE) of silicon. As a highly anisotropic dry etching process, DRIE is used to create HAR holes and trenches in wafers, with aspect ratios (depth to width) of over 10 : 1 but usually below 40 : 1 [7] , [8] . While requiring expensive tooling, DRIE still has some inherent deficiencies. For example, the overall etching rate of a DRIE process is not only dependent on the process parameters, e.g., power, pressure, and cycling between etch and deposition, but also dependent on the etched trench width or hole diameter, i.e., lag effect. Also, a typical DRIE creates sidewalls with microscopic scallops rather than a smooth surface.
Another promising process for HAR fabrication is photoelectrochemical (PEC) etching of silicon. As a highly anisotropic wet etching process, PEC etching has traditionally been used to create an array of HAR pores in silicon wafers, with aspect ratios well over 10 : 1 and often 100 : 1 [9] - [11] . Recently, by improving the PEC etching of silicon, our laboratory has not only increased the aspect ratio of the pores to 120 : 1-to the range of a very high aspect ratio (VHAR)-but also established straight trenches as a new type of HAR microstructures that PEC etching can create [12] . In comparison with the DRIE process, PEC etching can produce much higher aspect ratio holes and trenches of a smooth sidewall with uniform etching depth and etch rate. However, the PEC etching has not been widely used mostly because of its severe restrictions in the etch patterns. Unlike the DRIE process, which uses a regular photolithographic mask to define the etching and nonetching areas, PEC etching requires sharp pits, which serve as nucleation sites to etch deep into the silicon wafer. The sharp pits have mostly been formed by wet anisotropic etching, such as potassium hydroxide (KOH) and tetramethylammonium hydroxide (TMAH). As a result, on a typical (100)-type silicon wafer, any patterns not aligned to a 110 direction, particularly convex corners, would suffer from an undercut during the sharp-pit etching. Although attempts have been made to overcome this restriction of pattern orientation by creating the initial pits in an arbitrary pattern using an isotropic wet etchant [e.g., a mixture of hydrofluoric, nitric, and acetic acid (HNA)] or RIE [13] - [15] , the PEC etching starting with these not-so-sharp pits suffered from branches and nonuniform etching depth, limiting the aspect ratio far below what a PEC etching with sharp pits can produce.
Recently, the Sato group at Nagoya University has reported that a small amount of surfactant [e.g., Triton X-100 (C 14 H 22 O(C 2 H 4 O) n ; n = 9-10)] added to TMAH can significantly suppress the undercut in all non-110 directions [16] - [18] . Free from the undercut, the modified TMAH can anisotropically etch an arbitrary pattern with a minimal distortion. Most importantly, for our interest in PEC etching, the pits of the arbitrary patterns made by this modified TMAH are also sharp.
In this paper, by combining Sato's undercut-free TMAH etching process [16] - [18] with our recent PEC etching TABLE I  COMPARISON OF THE FABRICATION METHODS FOR HAR SILICON MICROSTRUCTURES process [12] , we develop fabrication of VHAR microstructures in complex patterns not bounded by the crystal directions of a silicon wafer. First, we define the initial sharp pits of arbitrary orientations using the surfactant-added TMAH solution. Then, starting from these sharp pits, we tune the PEC etching to produce a VHAR silicon mold with 4-μm-wide and 4-μm-spaced trenches over 300 μm deep. Utilizing the vacuum-degassingassisted electroplating technique [12] to fill the VHAR trenches with a metal and removing the silicon mold away by XeF 2 etching, we subsequently obtain metal microstructures of various shapes not bounded by silicon crystal directions. Building on the preliminary results in [19] , here, we report additional studies and technical data, such as the effect of sharp pits on PEC etching of arbitrary patterns, the optimization of PEC etching of silicon structures, the process of vacuum-degassed electroplating, and the advantages of the HAR microstructures in complex patterns. Table I compares this work with the existing HAR fabrication techniques in a summarized fashion.
II. FABRICATION
The overall fabrication process for the PEC-etching-based VHAR silicon structures and metal structures of non-110 orientation is schematically described in Fig. 1 , which shows four principal steps: sharp-pit formation [ Fig. 1(a) ], PEC etching of silicon [ Fig. 1(b) ], metal filling [ Fig. 1(c) ], and removal of silicon [ Fig. 1(d) ]. The first main step [ Fig. 1(a) ] is to form the sharp pits on a silicon surface needed to start the subsequent PEC etching. So far, the initial sharp pits for PEC etching have mostly been prepared by KOH or TMAH etching, both of which are crystalline dependent and cannot produce arbitrary patterns because convex corners and curved edges would be significantly undercut. As a result, the PEC-etched geometry is typically restricted to pores and straight trenches. A few exceptions exist in which silicon structures in a curved pattern were obtained by PEC etching. In [13] - [15] , an isotropic silicon etchant (HNA) and RIE were used to produce the initial pits for PEC etching. Trenches of curved and complex shapes were demonstrated. However, unlike the anisotropic alkaline wet etching by KOH or TMAH, neither HNA nor RIE can form sharp pits, resulting in branches and limited aspect ratio (below 10 : 1). We overcome this problem by adding a small amount of surfactant Triton X-100 to TMAH [16] - [18] and following additional technical details (i.e., etching time control and no agitation) reported in [20] . Using an n-type (100) silicon wafer with a resistivity of 40-60 Ω · cm, we started by depositing 500-nm SiO 2 in a Surface Technology Systems plasma-enhanced chemical vapor deposition (PECVD) system. An array of various patterns with ∼4-μm linewidth and ∼4-μm spacing, i.e., 8-μm pitch, was then transferred to the SiO 2 layer by photolithography and one 90-s dry etching in an Ulvac NLD-570 glass etcher. This was followed by an ∼20-s etching in buffered oxide etchant (BOE). The patterned SiO 2 served as the etching mask in surfactant-added TMAH. Following the recipe for a moderate etching rate to 100 and a minimal undercutting to non-110 directions [16] - [18] , the silicon was then etched in 25-wt% TMAH in water with 0.1% v/v Triton X-100 surfactant (laboratory grade; Sigma-Aldrich) at 60
• C for 24 min to form the sharp pits, which would serve as the nucleation sites for the subsequent PEC etching. A cylindrical Teflon beaker, containing the etchant, was kept inside a water bath to maintain the temperature.
After removing the remaining PECVD SiO 2 residue with BOE, the second main step is the PEC etching, which started on a 2-cm-diameter circular area (i.e., ∼3 cm 2 ) of silicon [ Fig. 1(b) ]; the processing area is dictated by the etching apparatus. The silicon was etched in 4-wt% hydrofluoric acid (HF) (21 mL of 49% HF and 279 mL of deionized water) at room temperature while illuminating the backside with a near-infrared (870-nm wavelength) high-power light source (Marubeni America Corporation). A few droplets of a wetting agent (Kodak Photo-Flo) were added to the electrolyte to help remove the hydrogen bubbles generated during the etching, which is very important for VHAR etching. The etching current density and bias voltage were independently kept constant at 12 mA/cm 2 and 3 V, respectively. After etching to a desirable depth into the silicon, the trenches were opened from the backside by DRIE.
To prepare for the electroplating [ Fig. 1(c) ], the PEC-etched silicon mold was first covered with 2000-Å SiO 2 by thermal oxidation to electrically isolate the silicon surface during the subsequent metallization and prevent the bulk silicon from getting electroplated. Next, to seal the openings on the backside of the silicon mold, a Ti/Ni (100 Å/1000 Å) seed layer was evaporated in an electron-beam evaporation system (CHA Industries Mark 40), followed by electroplating ∼50-μm-thick nickel at 5 mA/cm 2 in a plating solution (Technic, Inc.) with a nickel sheet as the counter electrode. This nickel layer then served as the seed layer for the subsequent nickel electroplating step to fill up the VHAR silicon mold. As reported in [12] , a regular electroplating process cannot fill the VHAR trenches successfully because it is practically impossible to completely eliminate the hydrogen gas from such deep and narrow trenches. The trapped hydrogen introduces voids in the metal or even blocks the growth of the metal. To remove the initially trapped air when the silicon mold was immersed in the plating solution, the plating bath was evacuated and vented once before the electroplating started. On the other hand, to remove the hydrogen accumulated during the electroplating, the plating bath was evacuated and vented periodically, e.g., hourly. By using this technique of vacuum-degassing-assisted electroplating, we were able to fill the VHAR mold with a metal without introducing any defects.
Eventually, to obtain the freestanding VHAR metal microstructures [ Fig. 1(d) ], the silicon molds were removed by a gas-phase XeF 2 etch at 3000 mtorr for ∼1 h. The thin SiO 2 surrounding the metal sidewalls was also removed during the XeF 2 etching, utilizing the poor adhesion to the metal surface and nonnegligible etching in XeF 2 .
III. RESULTS AND DISCUSSION
A. Initial Pits for the PEC Etching
To demonstrate the importance of sharp pits, deep PEC etchings were tested starting with both KOH-etched V-shape and DRIE-etched U-shape grooves, as shown in Fig. 2 . Because the sharp tips in the V-grooves [ Fig. 2(a-1) ] induce a higher electrical field and attract the photogenerated electron holes (h + ) more effectively, they get etched more than the surroundings and start dominating the etching. If the initial grooves were close enough to each other, the space charge regions of adjacent walls overlap, i.e., the silicon between the trenches becomes depleted of electron holes, leaving the sidewalls intact as the trenches get deepened. As a result, HAR trenches with excellent sidewalls can be fabricated, as shown in Fig. 2(a-2) . In the U-grooves in Fig. 2(b-1) , on the other hand, the electric field is distributed on the bottom surfaces. Since the electric field is somewhat higher at the two corners, etching branches out and forms two independent trenches from one groove. Having started with less distinctive field concentrations, these branched-out trenches are less stable and form irregular sidewalls, as shown in Fig. 2(b-2) . Although some reported successful PEC etching without sharp pits, the possible sizes of pits and pitches and applicable current density were severely limited. For example, Ohji et al. [15] reported a PEC etching using initial pits made by isotropic wet etching and RIE, but only a pore structure was studied. We have first confirmed that, for a square array of pores, the initial pits need not be sharp; etching morphology could be controlled mostly by the current density. For complex patterns, however, we could not obtain any good results. Fig. 3 shows the PEC etching with three different current densities, starting with DRIE-etched initial pits. The pattern is complex, consisting of a square array of pores and a meandering pattern of grooves. With a low current density, shown in Fig. 3(a) , four independent pores formed under each square pit (made from a square opening in the photomask), and some randomly located pores formed under the meandering grooves, indicating that the current density was too small. With an increased current density, shown in Fig. 3(b) , one single pore with a larger diameter formed under each square pit, and denser pores formed under the meandering grooves. However, the current density cannot continue to be increased, as other limitations soon arise, such as the minimum distance between two adjacent trenches and the stability of pore growth. Fig. 3(c) shows the result when the current density was increased further. Although the upper part of the etched trenches indeed achieved smooth sidewalls, the lower part was obviously overetched, indicating that the current density became too high and unstable as the aspect ratio of the trenches grew high. Therefore, for the PEC etching to accommodate complex patterns, particularly for HAR and VHAR structures, sharp pits are highly desired.
B. Surfactant-Added TMAH Etching
As described in the previous section, the Triton X-100-added TMAH etching produced various patterns of V-grooves. Fig. 4 shows the fabrication of V-grooves in a square-spiral and a zigzag pattern. Fig. 4(a-1) and (b-1) shows the PECVD SiO 2 patterns with ∼4-μm linewidth and spacing, which serve as the etching masks against the subsequent silicon pit etching. Fig. 4(a-2) and (b-2) shows the V-grooves etched in a solution of TMAH and Triton X-100. Notably, the addition of a small amount of surfactant in TMAH significantly reduced the undercut at convex corners and non-110 edges while maintaining the bottom of the grooves nearly as sharp as what the usual wet anisotropic etchings, such as KOH and TMAH, would generate. However, we have found a few important details to fabricate the V-grooves necessary for the deep PEC etching, as described in the following. The native oxide must be removed by HF prior to the surfactant-added TMAH etching so that the hydrophobicity of the silicon surface promotes the adsorption of the surfactant layer [21] . During the surfactantadded TMAH etching, the etching time had to be precisely controlled. This is because, once the V-grooves were formed and bounded mostly by {111} planes, the reactants started to lose the desired attributes: attacking convex corners, rounding concave corners, and undercutting the edges not aligned to 110 directions. While the patterns in [16] - [18] were several tens of micrometers in linewidths, the patterns in our application have linewidth and spacing of only ∼4 μm, demanding significantly more precise etching control. Another noteworthy issue is that mechanical agitation (e.g., magnetic bead stirring) during etching should be avoided [20] , as the shear flows on the sample surface result in large fluctuations in the adsorbed surfactant thickness, which is considered a disadvantage in terms of repeatability and surface roughness [22] . Fig. 4(a-3) and (b-3) shows unacceptable V-grooves (note the undercuts) because of the excessive etching (> 30 min).
C. PEC Etching of Silicon Structures
Once the V-grooves are formed, PEC etching should be performed, for which two main etching parameters, i.e., the HF concentration and the current density, should be optimized. While PEC etching of arrays of pores has been widely studied, often leading to aspect ratios over 100 : 1 [9] - [11] , arrays of line patterns have been obtained only recently [23] - [25] . In a recent study [12] , we have reported that deep pores can be formed from pits with a current density J much lower than the critical current density J ps , which is exclusively dependent on the electrolyte concentration C HF [26] , e.g., J = 2 mA/cm 2 and J ps ≈ 43 mA/cm 2 for 5-wt% HF. We have also reported that, under the same condition, i.e., current density much lower than the critical current density, many discrete pores were formed along grooves rather than continuous trenches. To form a continuous trench, those discrete pores must be dense enough to merge, as shown in Fig. 2(a-1s) and (b-1s) , which would require a higher current density. The PEC etching of complex patterns is similar to that of straight line patterns but has a tighter window for successful processing, requiring more careful selection of C HF and J. We first used 2.5-wt% HF (J ps ≈ 15 mA/cm 2 ) and a ratio of J/J ps between 0.4 and 0.5. Fig. 5(a-1) and (b-1) shows the ∼200-μm-tall square-spiral plates and 150-μm-tall zigzag plates formed after 5 and 3 h of etching, respectively. Although it may seem that the trenches can be etched even deeper by simply increasing the etching time, further exploration revealed that the trenches tend to degenerate eventually in the 2.5-wt% HF. Fig. 5(a-2) and (b-2) shows the situation-degenerated trenches after etching ∼300 μm deep for 9-10 h. A possible reason for the degeneration is the decrease of the electrolyte concentration deep at the bottom of the narrow trenches [27] . To reduce the effect of the F − depletion, a higher concentration electrolyte may be considered. This consideration follows logic because the ratio between the reduced and the overall concentration becomes smaller if the starting concentration is higher. Moreover, a higher concentration renders a higher etching rate. Therefore, we then used 4-wt% HF (J ps ≈ 30 mA/cm 2 ) and kept the ratio of J/J ps at 0.4. Fig. 6 shows the 300-μm-deep silicon structures after etching for ∼5 h. The initial patterns of the pits [ Fig. 4(a-2) and (b-2)] have been successfully transferred in a highly anisotropic way. Uniformity and stability were excellent, as no apparent branching and overetching were observed over the entire processing area (0.5 cm 2 ) during the etching. To our knowledge, this is the highest aspect ratio of complex patterns generated by PEC etching.
Compared with deep etching of pores in arrays and trenches in straight lines, the deep etching of complex patterns is significantly more difficult. Although optimized electrolyte concentration and current density can alleviate the degeneration, J ps changes appreciably as the trenches grow deep. Moreover, the complex patterns make the electric field at the etching front much more complicated and difficult to predict. Therefore, if even deeper etching is desired, we suggest that new provisions be developed to adjust the current density and refresh the electrolyte during the course of a long etching.
D. Freestanding Metal Microstructures
Usually, molding-based metal microstructures are fabricated by filling the voids in a predefined mold with a bottom-up electroplating. An issue is the gas trapped in the voids, which would make the resulting metal porous or even block the growth of the metal. Most known electroplating processes use a small amount of surfactant to help remove the gas bubbles in the voids. This simple remedy works well for a relatively low aspect ratio void and even HAR voids, but it is unfortunately not sufficient for VHAR (e.g., over 100 : 1) voids. Vacuum degassing has been found to overcome this problem [12] . Vacuum degassing during electroplating can be found even in a decades-old patent [28] , which stated that the air space above the electroplating bath was substantially evacuated and maintained at a pressure lower than atmospheric pressure during the electroplating. Because of the severe evaporation due to the vacuum bath, the technique required a complex apparatus to maintain the electrolyte concentration and bath temperature. A smooth and pit-free surface has been reported on flat surfaces. However, the technique was applied to electroplate flat surfaces rather than fill mold structures. It is important to note that, in order to fill VHAR voids, this simple vacuumplating method [28] hurts rather than helps, because the vacuum makes even a small amount of gas grow to form bubbles and block the voids. In a more recent patent [29] , vacuum and venting were repeated several times before electroplating started, making the initially trapped bubbles draw out from the cavities and dislodge from the mold surface. However, it has been difficult to reduce the accumulation of H 2 after the plating process started. The solution turned out surprisingly simple yet effective: an intermittent degassing mechanism [12] . To remove the trapped air during the initial wetting of the mold, the pressure was lowered before electroplating started. Once the electroplating started, on the other hand, the bath was evacuated and vented hourly to prevent the hydrogen from being accumulated.
To fill the 4-μm-wide and 300-μm-deep trenches in the silicon molds shown in Fig. 6 , we needed to use the aforementioned electroplating technique [12] . After ∼8 h of nickel electroplating using 20 mA/cm 2 at a temperature of 40 • C, the PEC-etched VHAR silicon molds (Fig. 6) were completely filled without any defect [ Fig. 7(a-1) and (b-1)] . To obtain freestanding metal microstructures, the silicon molds were removed by a XeF 2 etching at a pressure of 3000 mtorr for ∼1 h. Fig. 7(a-2) and (b-2) shows the final metal microstructures in a square-spiral and a zigzag pattern with an aspect ratio and a height up to 60 : 1 and 250 μm, respectively. The good uniformity and mechanical stability of the freestanding metal structures further prove the efficacy of the intermittent vacuumdegassing-assisted electroplating technique [12] .
E. Utilities of VHAR Metal Microstructures in Complex Patterns
Although we do not report any particular application here, the VHAR metal microstructures are of central interest for many applications, such as micro gas sensors [3] , optical waveguides [4] , 3-D microbatteries [5] , and micro cooling devices [6] , most of which take advantage of the large surfaceto-volume ratio. Aside from the utilities of complex patterns for specific applications, here, we point to a basic mechanical advantage of VHAR structures in complex patterns over the existing post and grating structures: structural stability. Note that, as the slender structures become taller, i.e., HAR → VHAR, the rigidity of the structures quickly decreases, causing adhesion between the structures, i.e., a classic stiction problem in MEMS. Not limited to the crystal direction anymore with the new technique reported here, one can increase the structural rigidity of the VHAR plates greatly by modifying the straight pattern of the plates into a slightly zigzagged pattern.
IV. SUMMARY
Employing the surfactant-added TMAH etching, which can generate sharp-pit grooves in complex patterns, and optimizing the deep PEC etching process originating from the complex patterns, we have obtained VHAR trenches in complex patterns into silicon. Deep trenches of square-spiral and zigzag patterns (width = 4 μm, space = 4 μm, and depth = 300 μm) have first been prepared. Using this VHAR silicon as a mold and employing the vacuum-degassing-assisted electroplating, we further obtained a dense array of freestanding VHAR (up to 60 : 1) metal microstructures of complex patterns. Consequently, the restriction of the pattern direction in fabricating VHAR silicon and metal structures has been eliminated, which expands the versatility of PEC etching for silicon micromachining. Compared with the existing grating structures in an array of parallel straight lines, the structures of complex, e.g., zigzag, patterns can be made significantly more robust-important to obtain VHAR structures that are freestanding. Xin Zhao received the B.S. degree in control theory and control engineering from Nankai University, Tianjin, China, in 1991, the M.S. degree in control theory and control engineering from Shenyang Institute of Automation, Chinese Academy of Sciences, Shenyang, China, in 1994, and the Ph.D. degree in control theory and control engineering from Nankai University in 1997.
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